Skip to content
Snippets Groups Projects
Select Git revision
  • 1.4.x
  • master default protected
  • 1.5.1 protected
  • 1.5.0 protected
  • 1.4.3 protected
  • 1.4.2 protected
  • 1.4.1 protected
  • 1.4.0 protected
  • 1.3.0 protected
  • 1.2.1 protected
  • 1.2.0 protected
  • 1.1.0 protected
  • 1.0.0 protected
  • 0.9.2 protected
  • 0.9.1 protected
  • 0.9.0 protected
  • 0.8.2 protected
  • 0.8.1 protected
  • 0.8.0 protected
  • 0.7.1 protected
  • 0.7.0 protected
  • 0.6.0 protected
22 results
You can move around the graph by using the arrow keys.
Created with Raphaël 2.2.08Mar75429Feb28272622212019181615141365231Jan30242322211511319Dec1511813Nov12124Oct195438Sep18Aug25Jul1812876130Jun28272212876212131May29262524141211654228Apr27252320181312118631Mar2523211613763128Feb2725231413109331Jan27261214Dec13109421Nov1030Oct2726201030Sep28261915141210987230Aug1925Jul191311622Jun2015133231May2520187628Apr24238731Mar19181615131098764228Feb27262524222119171698743231Jan302524191817141312111097643129Dec281343229Nov18151312111052131Oct292827186421Sep20171311109875432131Aug302624231917161312arm: Use -fno-align-functions when buildingarm32/itx: Trim dav1d_inv_wht4_1d_c, saves 68 bytesarm64/itx: Trim dav1d_inv_wht4_1d_c, saves 92 bytesarm32/itx16: Add 4x4 12bpc NEON wht_wht transformarm64/itx16: Add 4x4 12bpc NEON wht_wht transformx86: Fix out-of-bounds read in 8bpc SSE2/SSSE3 wiener_filterAArch64: Specialise HBD Neon convolutions for 6-tap filtersAArch64: Optimize 6-tap SBD HV Neon convolutioncheckasm: aarch64: Print the SVE vector length, if availableaarch64: Check for assembler support for various aarch64 extensionscheckasm: Add --list-cpuflags optionci: Add an aarch64 cross compile CI job with a recent Clangci: Test aarch64 with QEMU, with varying SVE vector lengthsci: Bump to the latest dav1d-debian-unstable imageExtend Arm and AArch64 run-time CPU feature detectionriscv64/itx: Add 16x16 8bpc eob testriscv64/itx: Add 8x16 8bpc eob testriscv64/itx: Add 4x16 8bpc eob testriscv/checkasm: Print the RVV vector length, if availablearm/msac: Enable NEON optimizations on more platformsCI: Add riscv64 clang buildCI: Update imagegcovr: Fix config fileriscv64/itx: Fix build issues with clangx86inc: Fix warnings with old nasm versionsAArch64: Enable benchmarks for 8-tap sharp filtersAArch64: Specialise Neon convolutions for 6-tap filtersppc: Factor out the shift computationppc: Use vec_madd instead of shiftsppc: Unify cdef_directionsppc: Split the cdef_filter in pri/sec as done for the other archesarm64/itx16: Reuse horz_16x4 epilog, saves 96 bytesarm32/itx16: Reuse horz_16x2 epilog, saves 24 bytesriscv64/itx: Reuse horz_16x8 epilog, saves 94 bytesarm64/itx: Reuse horz_16x8 epilog, saves 512 bytesarm32/itx: Reuse horz_16x4 epilog, saves 336 bytesriscv64/itx: Reuse 16x8 epilog, saves 706 bytesriscv64/itx: Reuse 8x16 epilog, saves 24 bytesriscv64/itx: Tail call vert_8x16, saves 1086 bytesriscv64/itx: Reuse 16x4 epilog, saves 354 bytes

VideoLAN code repository instance