Skip to content
GitLab
Explore
Sign in
Register
Open
3
Merged
387
Closed
12
All
402
Recent searches
Loading
{{ formattedKey }}
{{ title }}
{{ help }}
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
{{name}}
@{{username}}
None
Any
Upcoming
Started
{{title}}
None
Any
{{title}}
None
Any
{{title}}
None
Any
{{name}}
Yes
No
Yes
No
{{title}}
{{title}}
{{title}}
Created date
Loongarch: multiple SIMD optimization functions are added
!1723
· created
Sep 06, 2024
by
Hecai Yuan
1.5.0
loongarch
performance
Merged
15
Approved
updated
Oct 12, 2024
x86: Make AVX2 SGR gatherless
!1733
· created
Oct 04, 2024
by
Henrik Gramner
1.5.0
performance
x86
Merged
5
Approved
updated
Oct 11, 2024
riscv64/itx: Replace vwadd+vnsra with vnclip
!1740
· created
Oct 14, 2024
by
Nathan E. Egge
1.5.0
RISC-V
performance
Merged
1
Approved
updated
Oct 16, 2024
x86: Improve SSSE3 SGR asm
!1744
· created
Oct 18, 2024
by
Henrik Gramner
1.5.1
performance
x86
Merged
Approved
updated
Nov 05, 2024
blend, blend_h, blend_v pwr9 implementation
!1750
· created
Oct 29, 2024
by
Luca Barbato
1.5.1
PowerPC
performance
Merged
6
Approved
updated
Nov 10, 2024
riscv64/mc16: Add 16bpc RVV blend_v function
!1751
· created
Nov 04, 2024
by
Nathan E. Egge
1.5.1
RISC-V
performance
Merged
2
Approved
updated
Nov 04, 2024
riscv64/mc: Only process w*3/4 elements in blend_v
!1752
· created
Nov 04, 2024
by
Nathan E. Egge
1.5.1
RISC-V
performance
Merged
1
Approved
updated
Nov 05, 2024
Prev
1
…
16
17
18
19
20
Next