Skip to content
GitLab
Explore
Sign in
Register
Open
6
Merged
21
Closed
7
All
34
Recent searches
Loading
{{ formattedKey }}
{{ title }}
{{ help }}
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
{{name}}
@{{username}}
None
Any
Upcoming
Started
{{title}}
None
Any
{{title}}
None
Any
{{title}}
None
Any
{{name}}
Yes
No
Yes
No
{{title}}
{{title}}
{{title}}
Created date
riscv64/mc16: Keep blend and blend_v operations in 16-bits
!1754
· created
Nov 09, 2024
by
Nathan E. Egge
1.5.1
RISC-V
performance
1
updated
Nov 09, 2024
mc: Add 6-tap put/prep implementation to C code
!1745
· created
Oct 25, 2024
by
Nathan E. Egge
1.5.1
ARM
PowerPC
RISC-V
loongarch
performance
x86
8
Approved
updated
Nov 16, 2024
riscv64/cdef: filter and dir intrinsic functions
!1735
· created
Oct 09, 2024
by
jerry tsai
RISC-V
12
updated
Oct 16, 2024
checkasm: fix RISC-V vector clobbering
!1690
· created
Jul 21, 2024
by
Bogdan Gligorijević
RISC-V
5
1
updated
Nov 13, 2024
CI: setup QEMU to clobber unused vector elements for RVV
!1687
· created
Jul 09, 2024
by
Bogdan Gligorijević
CI
RISC-V
4
updated
Nov 16, 2024
Draft: riscv64/mc: Add 8bpc w_mask RVV function
!1686
· created
Jun 29, 2024
by
Bogdan Gligorijević
RISC-V
10
updated
Nov 14, 2024
