Skip to content
GitLab
Explore
Sign in
Register
Open
6
Merged
21
Closed
7
All
34
Recent searches
Loading
{{ formattedKey }}
{{ title }}
{{ help }}
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
{{name}}
@{{username}}
None
Any
Upcoming
Started
{{title}}
None
Any
{{title}}
None
Any
{{title}}
None
Any
{{name}}
Yes
No
Yes
No
{{title}}
{{title}}
{{title}}
Created date
riscv64/mc16: Keep blend and blend_v operations in 16-bits
!1754
· created
Nov 09, 2024
by
Nathan E. Egge
1.5.1
RISC-V
performance
1
updated
Nov 09, 2024
riscv64/mc: Only process w*3/4 elements in blend_v
!1752
· created
Nov 04, 2024
by
Nathan E. Egge
1.5.1
RISC-V
performance
Merged
1
Approved
updated
Nov 05, 2024
riscv64/mc16: Add 16bpc RVV blend_v function
!1751
· created
Nov 04, 2024
by
Nathan E. Egge
1.5.1
RISC-V
performance
Merged
2
Approved
updated
Nov 04, 2024
riscv64/mc16: Unroll 16bpc RVV blend 2x
!1749
· created
Oct 29, 2024
by
Nathan E. Egge
1.5.1
RISC-V
Merged
Approved
updated
Oct 31, 2024
riscv64/mc16: Add 16bpc RVV blend function
!1748
· created
Oct 29, 2024
by
Nathan E. Egge
1.5.1
RISC-V
Merged
1
Approved
updated
Oct 29, 2024
meson: Move riscv64 8bpc only files into bitdepth sources
!1747
· created
Oct 29, 2024
by
Nathan E. Egge
1.5.1
RISC-V
buildsystem
Merged
Approved
updated
Oct 29, 2024
riscv64/ipred16: Fix build error with -Dbitdepths=16
!1746
· created
Oct 28, 2024
by
Nathan E. Egge
1.5.1
RISC-V
Merged
1
Approved
updated
Oct 29, 2024
mc: Add 6-tap put/prep implementation to C code
!1745
· created
Oct 25, 2024
by
Nathan E. Egge
1.5.1
ARM
PowerPC
RISC-V
loongarch
performance
x86
8
Approved
updated
Nov 16, 2024
riscv64/itx: Replace vwadd+vnsra with vnclip
!1740
· created
Oct 14, 2024
by
Nathan E. Egge
1.5.0
RISC-V
performance
Merged
1
Approved
updated
Oct 16, 2024
riscv: Fix argon test failure
!1737
· created
Oct 13, 2024
by
Nathan E. Egge
1.5.0
RISC-V
Merged
1
Approved
updated
Oct 13, 2024
riscv64/cdef: filter and dir intrinsic functions
!1735
· created
Oct 09, 2024
by
jerry tsai
RISC-V
12
updated
Oct 16, 2024
RVV Optimization batch
!1731
· created
Oct 01, 2024
by
Luca Barbato
1.5.0
RISC-V
Merged
3
updated
Oct 15, 2024
riscv64/mc: warp_8x8 and warp_8x8t 8bpc
!1707
· created
Aug 26, 2024
by
Bogdan Gligorijević
1.5.0
RISC-V
Closed
1
updated
Oct 11, 2024
riscv64/pal: pal_idx_finish
!1696
· created
Aug 12, 2024
by
Bogdan Gligorijević
1.5.0
RISC-V
Closed
1
updated
Oct 11, 2024
riscv64/cdef: filter functions
!1691
· created
Aug 03, 2024
by
Bogdan Gligorijević
1.5.0
RISC-V
Closed
1
updated
Oct 15, 2024
checkasm: fix RISC-V vector clobbering
!1690
· created
Jul 21, 2024
by
Bogdan Gligorijević
RISC-V
5
1
updated
Nov 13, 2024
riscv64/ipred: 8bpc and 16bpc cfl, pal_pred, ipred_smooth, and ipred_paeth functions
!1688
· created
Jul 12, 2024
by
Bogdan Gligorijević
1.5.0
RISC-V
Closed
1
updated
Oct 11, 2024
CI: setup QEMU to clobber unused vector elements for RVV
!1687
· created
Jul 09, 2024
by
Bogdan Gligorijević
CI
RISC-V
4
updated
Nov 16, 2024
Draft: riscv64/mc: Add 8bpc w_mask RVV function
!1686
· created
Jun 29, 2024
by
Bogdan Gligorijević
RISC-V
10
updated
Nov 14, 2024
riscv64/itx: Special case 16x16 8bpc dct_dct eob=0
!1675
· created
Jun 05, 2024
by
Bogdan Gligorijević
1.5.0
RISC-V
performance
Closed
25
updated
Oct 11, 2024
Prev
1
2
Next