Skip to content
GitLab
Explore
Sign in
Register
Open
11
Merged
1,598
Closed
140
All
1,749
Recent searches
Loading
{{ formattedKey }}
{{ title }}
{{ help }}
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
{{name}}
@{{username}}
None
Any
Upcoming
Started
{{title}}
None
Any
{{title}}
None
Any
{{title}}
None
Any
{{name}}
Yes
No
Yes
No
{{title}}
{{title}}
{{title}}
Created date
Factor out the 8tap decl and init macros
!1755
· created
Nov 10, 2024
by
Luca Barbato
1
Approved
updated
Nov 10, 2024
riscv64/mc16: Keep blend and blend_v operations in 16-bits
!1754
· created
Nov 09, 2024
by
Nathan E. Egge
1.5.1
RISC-V
performance
1
updated
Nov 09, 2024
Add mmx support to dav1d
!1753
· created
Nov 07, 2024
by
Nathan E. Egge
1.5.1
performance
x86
2
updated
Nov 09, 2024
mc: Add 6-tap put/prep implementation to C code
!1745
· created
Oct 25, 2024
by
Nathan E. Egge
1.5.1
ARM
PowerPC
RISC-V
loongarch
performance
x86
5
Approved
updated
Nov 05, 2024
riscv64/cdef: filter and dir intrinsic functions
!1735
· created
Oct 09, 2024
by
jerry tsai
RISC-V
12
updated
Oct 16, 2024
Draft: lib: change all_layers default to 0
!1729
· created
Sep 11, 2024
by
Tristan Matthews
updated
Sep 11, 2024
checkasm: fix RISC-V vector clobbering
!1690
· created
Jul 21, 2024
by
Bogdan Gligorijević
RISC-V
4
1
updated
Sep 17, 2024
CI: setup QEMU to clobber unused vector elements for RVV
!1687
· created
Jul 09, 2024
by
Bogdan Gligorijević
CI
RISC-V
3
updated
Oct 14, 2024
Draft: riscv64/mc: Add 8bpc w_mask RVV function
!1686
· created
Jun 29, 2024
by
Bogdan Gligorijević
RISC-V
8
updated
Oct 09, 2024
meson: use native NASM support
!1589
· created
Feb 09, 2024
by
Lynne
3
updated
May 25, 2024
Add build instructions of cross-compilation for android target
!1472
· created
Dec 15, 2022
by
Fay Wong
6
updated
Jun 27, 2023
