Skip to content

Plan for intra z1/z2/z3 SIMD code for ARM processor?

I see that SIMD code for directional intra predictions, i.e. intra_z1/z2/z3, are missing in #215 (closed). If you have a scheduled plan for them, could you let us know?

To upload designs, you'll need to enable LFS and have an admin enable hashed storage. More information

VideoLAN code repository instance